GreenPak4 HDL Place-And-Route User Guide

Andrew Zonenberg
azonenberg@drawersteak.com

May 22, 2017

Abstract

This document is the primary reference manual for gp4par, Andrew Zonenberg’s place-and-route tool for Silego GreenPak4 devices. As of this writing, the toolchain is not officially supported by Silego. It is under active development and should be considered alpha quality.
8.14 GP_DCMPMUX: Digital Comparator Constant Multiplexer .......................... 41
8.15 GP_DCMMPREF: Digital Comparator Constant Reference ......................... 42
8.16 GP_DELAY: Programmable Digital Delay Line ...................................... 43
8.17 GP_DFF: Positive Edge Triggered D Flipflop ....................................... 44
8.18 GP_DFFI: Positive Edge Triggered D Flipflop with Inverted Output .......... 45
8.19 GP_DFFR: Positive Edge Triggered D Flipflop with Reset ....................... 46
8.20 GP_DFFRI: Positive Edge Triggered D Flipflop with Reset and Inverted Output 47
8.21 GP_DFFS: Positive Edge Triggered D Flipflop with Set .......................... 48
8.22 GP_DFFSFI: Positive Edge Triggered D Flipflop with Set and Inverted Output 49
8.23 GP_DFFSR: Positive Edge Triggered D Flipflop with Set or Reset ............ 50
8.24 GP_DFFSRI: Positive Edge Triggered D Flipflop with Set or Reset and Inverted Output 51
8.25 GP_DLATCH: Negative Level Triggered D Latch .................................... 52
8.26 GP_DLATCHI: Negative Level Triggered D Latch with Inverted Output .......... 53
8.27 GP_DLATCHR: Negative Level Triggered D Latch with Reset ..................... 54
8.28 GP_DLATCHRI: Negative Level Triggered D Latch with Reset and Inverted Output 55
8.29 GP_DLATCHS: Negative Level Triggered D Latch with Set ........................ 56
8.30 GP_DLATCHSI: Negative Level Triggered D Latch with Set and Inverted Output 57
8.31 GP_DLATCHSR: Negative Level Triggered D Latch with Set or Reset ........... 58
8.32 GP_DLATCHSRI: Negative Level Triggered D Latch with Set or Reset and Inverted Output 59
8.33 GP_EDGEDET: Edge detector .......................................................... 60
8.34 GP_IBUF: Input Buffer ........................................................................ 61
8.35 GP_INV: Inverter .................................................................................. 62
8.36 GP_IBOBUF: Input/Output Buffer ........................................................ 63
8.37 GP_LFOSC: Low Frequency Oscillator ................................................ 64
8.38 GP_OBUF: Output Buffer ....................................................................... 65
8.39 GP_OBUFT: Output Buffer with Tri-State ............................................. 66
8.40 GP_PGA: Programmable-Gain Amplifier .............................................. 67
8.41 GP_PGEN: Pattern Generator ............................................................... 68
8.42 GP_POR: Power-On Reset ..................................................................... 69
8.43 GP_PWRDET: Power Detector ............................................................... 70
8.44 GP_RCOSC: RC Oscillator .................................................................... 71
8.45 GP_RINGOSC: Ring Oscillator ............................................................... 72
8.46 GP_SHREG: Shift Register ..................................................................... 75
8.47 GP_SPI: SPI Slave ................................................................................ 76
8.48 GP_SYSRESET: System Reset ............................................................... 78
8.49 GP_VDD: Power Connection ................................................................. 79
8.50 GP_VREF: Voltage Reference ............................................................... 80
8.51 GP_VSS: Ground Connection ............................................................... 81

9 **gp4par** Command Line Usage ................................................................ 82
  9.1 Introduction ......................................................................................... 82
  9.2 [file name] ......................................................................................... 82
  9.3 --boot-retry ..................................................................................... 82
  9.4 --constraints,-c ............................................................................. 82
  9.5 --debug ......................................................................................... 82
  9.6 --disable-charge-pump ................................................................... 82
  9.7 --help ............................................................................................ 82
  9.8 --io-precharge ................................................................................. 82
  9.9 --ldo-bypass ................................................................................... 83
  9.10 --logfile,-l ................................................................................... 83
  9.11 --logfile-lines,-L .......................................................................... 83
  9.12 --nocolors ...................................................................................... 83
9.13  --output, -o ................................................................. 83
9.14  --part, -p ................................................................. 83
9.15  --quiet, -q ................................................................. 83
9.16  --read-protect .......................................................... 83
9.17  --stdout-only ............................................................ 83
9.18  --usercode ............................................................... 84
9.19  --unused-drive .......................................................... 84
9.20  --unused-pull ............................................................ 84
9.21  --verbose ................................................................. 84
9.22  --version ................................................................. 84
1 Revision History

- May 22, 2017: [in progress] Initial draft
2 Introduction

2.1 Architecture Support

This guide applies to all Silego GreenPak4 devices, however not all are fully supported by the current software version.

- **SLG46620V**: All features described in this document are supported.
- **SLG46621V**: All features described in this document are supported, but not as well tested.
- **SLG46140V**: Preliminary support, many features are not yet implemented.

2.2 Coding Examples

The coding examples in this guide are accurate as of the date of publication. The most up-to-date version of this document, as well as source code for the place-and-route tool, may be found on GitHub at https://github.com/azonenberg/openfpga/.

2.3 Syntax Examples

The syntax examples in this guide show how to use constraints and options. The examples are comprehensive; only the described syntax for a particular constraint or option is guaranteed to work.

All Verilog attributes and values are case sensitive unless otherwise noted.

2.4 Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>HDL</td>
<td>Hardware Description Language.</td>
</tr>
<tr>
<td>IOB</td>
<td>Input/Output Buffer.</td>
</tr>
<tr>
<td>PAR</td>
<td>Place And Route.</td>
</tr>
<tr>
<td>PTV</td>
<td>Process, Temperature, and Voltage.</td>
</tr>
<tr>
<td>RTL</td>
<td>Register Transfer Level.</td>
</tr>
</tbody>
</table>

2.5 Formatting

This guide uses several distinct text styles for:

- Proper names, such as *Silego GreenPak4*;
- Port and parameter names, such as *AUTO_PWRDN*;
- References, such as *GP_IBUF*;
- Signal names, such as *out*;
- Property values, such as *"YES"*;
- Numeric literals, such as *6'b101010*.

2.6 Support

If you have questions, comments, suggestions, or wish to contribute to the project please join our IRC channel (#openfpga on Freenode). This is the sole support forum available at this time.
3 Synthesizing a Netlist

3.1 Design Flow

gp4par is not a synthesis tool and cannot be run directly on HDL source code. Your HDL must be synthesized to a JSON netlist by a separate tool before gp4par is be invoked. The recommended synthesis tool is Yosys, which may be obtained from the Yosys website, http://www.clifford.at/yosys/. The flow of data between components is shown in Figure 1.

![Diagram of toolchain components](image)

Figure 1: Data flow between toolchain components

gp4par is being developed in tandem with GreenPak support in Yosys. Most of the GreenPak features are only available in the latest development version of Yosys and have not made it into a stable release yet. We recommend use of the latest Yosys from GitHub for testing.

3.2 Synthesis Example

A simple synthesis script for Yosys is shown in figure 2. The script synthesizes a single Verilog source file Blinky.v, with a top-level module BlinkyTop, to the netlist Blinky.json and targets the SLG46620V. This script is only a starting point and may be customized as needed. This document does not cover synthesis commands; please see the online documentation for Yosys for command documentation.

```
1  #!/usr/bin/env yosys
2  read_verilog Blinky.v
3  synth_greenpak4 -top BlinkyTop -part SLG46620V -json Blinky.json
```

Figure 2: Example synthesis script
4 Toolchain Limitations

4.1 gp4par Device Limitations

The following device features are not supported by gp4par for any device as of this writing:

- Counters: Delay, edge detector, PWM, wake-sleep mode, counter cascading. All clock sources other than on-chip oscillators.
- ADC
- DAC: Inputs from DCMP.
- Wake-Sleep
- DCMP/PWM: PWM mode. Inputs from ADC.
- SPI: ADC buffer mode, parallel output to fabric, clock synchronization.

In addition, the following SLG46140V device features are not yet supported by gp4par:

- Comparators
- ADC
- DAC
- PGA
- DCMP/PWM
- Slave SPI
- Wake-Sleep
- Voltage reference
- Ring oscillator
- RC oscillator
- Dedicated DFF cells
- Counters
- Combination function macrocells
- Power detector

4.2 Yosys Verilog Inference Limitations for GreenPAK

The following device features cannot be inferred from behavioral Verilog, but are supported if primitives are directly instantiated.

- Latches with set/reset
- Counters with input divider, clock enable, or upward/adjustable direction
- Voltage reference blocks must be explicitly instantiated. (A future version of the toolchain will support inferring GP_VREF blocks when driving a comparator via an external reference voltage or DAC.)
5 \textit{gp4par} HDL Constraints

Constraints may be entered by Verilog attributes or an external Physical Constraints File (.pcf) file. In the event of a conflict, the PCF takes precedence over constraints in the Verilog. If two constraints in the same PCF file conflict, the later constraint takes precedence.

5.1 Verilog attributes

The general format of a constraint with name \texttt{foo} and value \texttt{42} applied to the register \texttt{foobar} is shown in Figure 3.

```verilog
1 (* F00=42 *)
2 reg[3:0] foobar = 0;
```

Figure 3: Example Verilog attribute constraint

5.2 PCF constraints

\textit{gp4par} PCF files used a syntax similar to that of the industry standard Synopsys Design Constraints (SDC). Only constraints are supported; arbitrary TCL cannot be used.

The general format of a constraint with name \texttt{F00} and value \texttt{42} applied to the register \texttt{foobar} is shown in Figure 4.

```pcf
1 # set some random attribute
2 set_foo foobar 42
```

Figure 4: Example PCF constraint
5.3 Counter Extraction (COUNT_EXTRACT)

The COUNT_EXTRACT constraint controls inference of GP_COUNT8 and GP_COUNT14 cells from behavioral Verilog. It can be used to ensure that a given counter in behavioral logic will, or will not, be mapped to a hard macro.

5.3.1 Applicable Elements

The COUNT_EXTRACT constraint may only be used on vector registers.

5.3.2 Constraint Values

- Vector register
  One of the following:
    - "AUTO": Same behavior as not specifying any constraint. Counters will be inferred where possible.
    - "NO": Do not infer a counter even if the logic matches a supported inference structure.
    - "FORCE": Always infer a counter. If a supported inference structure is not found, a synthesis error is produced.

- Other
  This constraint will be silently ignored if used on any other entity.

5.3.3 Verilog Usage Example

Figure 5 is an example of a 5-bit down counter with a positive level triggered reset, configured to force counter inference.

```verilog
(* COUNT_EXTRACT = "FORCE" *)
reg[4:0] count = COUNT_MAX;
wire out = (count == 0);
always @(posedge clk, posedge count_rst) begin
  //level triggered reset
  if(count_rst)
    count <= 0;
  else begin
    //counter
    if(count == 0)
      count <= COUNT_MAX;
    else
      count <= count - 1'd1;
  end
end
```

Figure 5: Example for COUNT_EXTRACT constraint
5.4 Drive Strength (DRIVE_STRENGTH)

The DRIVE_STRENGTH constraint configures the output drive strength on the specified I/O pin. Drive strength refers to current sourcing or sinking capacity.

5.4.1 Applicable Elements

The DRIVE_STRENGTH constraint may only be used on top-level module ports.

5.4.2 Constraint Values

- Top-level module port (IOB)
  - "1X": Default drive strength. This is the default if no constraint is specified.
  - "2X": Two times as strong as the default drive strength.
  - "4X": Four times as strong as the default drive strength.

- Other
  This constraint may not be used on any other entity.

5.4.3 Verilog Usage Example

Figure 6 is an example of a top-level module with two ports a and b. Port a has 1X drive strength (the default) and port b has 2X drive strength.

```verilog
module Foo(a, b);

(* DRIVE_STRENGTH = "1X" *)
output wire a;

(* DRIVE_STRENGTH = "2X" *)
output wire b;

endmodule
```

Figure 6: Example for DRIVE_STRENGTH constraint
5.5 **Drive Type (DRIVE_TYPE)**

The DRIVE_TYPE constraint configures the output driver on the specified I/O pin.

5.5.1 **Applicable Elements**

The DRIVE_TYPE constraint may only be used on top-level module ports.

5.5.2 **Constraint Values**

- **Top-level module port (IOB)**
  - "NMOS_OD": Open drain NMOS (pull-down only) driver.
  - "PMOS_OD": Open drain PMOS (pull-up only) driver.
  - "PUSHPULL": CMOS digital push-pull driver. This is the default if no constraint is specified.

- **Other**
  This constraint may not be used on any other entity.

5.5.3 **Verilog Usage Example**

Figure 7 is an example of a top-level module with two ports a and b. Port a has a push-pull driver and port b has an open-drain NMOS driver.

```verilog
module Foo(a, b);

(* DRIVE_TYPE = "PUSHPULL" *)
output wire a;

(* DRIVE_TYPE = "NMOS_OD" *)
output wire b;

endmodule
```

Figure 7: Example for DRIVE_TYPE constraint
5.6  **Input Buffer Type (IBUF_TYPE)**

The IBUF_TYPE constraint configures the input buffer on the specified I/O pin.

5.6.1  **Applicable Elements**

The IBUF_TYPE constraint may only be used on top-level module ports.

5.6.2  **Constraint Values**

- **Top-level module port (IOB)**
  - "ANALOG": Analog buffer for mixed signal hard IP. Note that analog outputs must use this setting to disable the digital input buffer and ensure correct device operation.
  - "LOW_VOLTAGE": Low voltage threshold (see datasheet for exact value)
  - "NORMAL": Standard threshold (see datasheet for exact value)

- **Other**
  This constraint may not be used on any other entity.

5.6.3  **Verilog Usage Example**

Figure 8 shows an example of how to configure a top level module input for analog signals.

```verilog
1   (* LOC = "P6" *)
2   (* IBUF_TYPE = "ANALOG" *)
3   input wire vin;
```

Figure 8: Example for IBUF_TYPE constraint
5.7 Physical Location (LOC)

The LOC constraint instructs `gp4par` to place the constrained entity at a specific physical site of the device. This is most commonly used to lock IOBs to specific pins on the package, however advanced users can use it to force arbitrary logic to use specific device resources.

The specified location must be valid for the entity being constrained. Attempting to constrain a cell to an illegal site causes the initial placement to fail with an error message. For example, figure 9 shows the results of attempting to constrain a 3-input combinatorial expression to a 2LUT site.

![Figure 9: Error message produced by invalid LOC constraint](image)

To constrain a multi-bit signal, separate the locations with spaces. For example, "P18 P17" constrains bit 0 to P17 and bit 1 to P18.

5.7.1 Applicable Elements

- IOBs may be constrained by placing a LOC constraint on the top-level module port declaration.

- Inferred LUTs and flipflops may be constrained by placing a LOC constraint on the net driven by the entity to be constrained. This technique cannot constrain inferred multiple-bit registers or inferred combinatorial logic with multiple levels of LUTs; these must be broken up or replaced with primitive instantiation.

- Instantiated primitives may be constrained by placing a LOC constraint on the primitive declaration OR on any net driven by the primitive. Multiple LOC constraints with the same value are ignored; if multiple LOC constraints with different values apply to the same element placement will fail with an error message (figure 10).

- The LOC constraint cannot be applied to inferred counters or shift registers. This will be fixed in a future software release.

![Figure 10: Error message produced by invalid LOC constraint](image)
5.7.2 Constraint Values

- **Analog comparator**
  "ACMP_n" where n is the comparator number. Example: "ACMP_2".

- **Counter**
  "COUNTm_n" where m is the counter depth and n is the counter number. Example: "COUNT8_5".

- **Flipflop (DFF cell or inferred 1-bit register)**
  "DFF_n" where n is the flipflop number. Example: "DFF_5".

- **IOB (top-level module port or IOB primitive)**
  "Pn" where n is the pin number of the device. Example: "P3".

- **LUT**
  "LUTm_n" where m is the number of inputs for the LUT and n is the LUT number. Example: "LUT3_0".
  Note that it is legal to constrain a smaller LUT to a larger site (but not vice versa); for example a 2-input function may be constrained to a 3LUT or 4LUT site.

- **Inverter**
  "INV_n" where n is the number of matrix the inverter is located in. Example: "INV_0".

- **Shift register**
  "SHREG_n" where n is the number of matrix the shift register is located in. Example: "SHREG_0".

- **Voltage reference**
  "VREF_n" where n is the number of the attached comparator. Example: "VREF_2".

- **Other**
  While this constraint is legal to use on primitives that only have one instance in the device, this is redundant so the names of these sites are not documented here (although they may be obtained from the placement report).
5.7.3 Verilog Usage Example

Figure 11 is an example of a top-level module with four ports a, b, o, and p. These ports are constrained to package pins 20, 19, 18, and 17 respectively.

Signal o is driven by the inferred register o_int, which is constrained to D flipflop number 5. Note that o could not be directly declared as output reg because this infers both a DFF and IOB cell with the same net name. The attached LOC attribute would then apply to the IOB cell and not the DFF.

Signal p is driven by the inferred LUT p_int, which is constrained to 3-input LUT number 0 (rather than one of the 2-input LUTs, as would normally be the case). As with o, a separate named net is required in this case in order to avoid inferring both an IOB and LUT with ambiguous constraints.

```
module Foo(a, b, o, p);

(* LOC = "P20" *)
input wire a;

(* LOC = "P19" *)
input wire b;

(* LOC = "P18" *)
output wire o;

(* LOC = "P17" *)
output wire p;

(* LOC = "DFF_5" *)
reg o_int = 0;

assign o = o_int;

(* LOC = "LUT3_0" *)
wire p_int = (a & b);

assign p = p_int;
endmodule
```

Figure 11: Example for LOC constraint
5.8 Pull-Down Resistor (**PULLDOWN**)  
The **PULLDOWN** constraint instructs *gp4par* to enable the pull-down resistor on the specified input. The exact resistor value ranges may be found in the device datasheet.

5.8.1 Applicable Elements  
The **PULLDOWN** constraint may only be used on top-level module ports.

5.8.2 Constraint Values  
- **Top-level module port (IOB)**  
  Text string "10k", "100k", or "1M", case sensitive, to specify the nominal value of the pull-down resistor.

- **Other**  
  This constraint may not be used on any other entity.

5.8.3 Verilog Usage Example  
Figure 12 is an example of a top-level module with three ports a, b, and o. Ports a and b have 10kΩ pull-down resistors; port o is floating.

```verilog
module Foo(a, b, o);

(* PULLDOWN = "10k" *)
input wire a;

(* PULLDOWN = "10k" *)
input wire b;

input wire o;
endmodule
```

Figure 12: Example for **PULLDOWN** constraint
5.9 Pull-Up Resistor (PULLUP)

The PULLUP constraint instructs \texttt{gp4par} to enable the pull-up resistor on the specified input. The exact resistor value ranges may be found in the device datasheet.

5.9.1 Applicable Elements

The PULLUP constraint may only be used on top-level module ports.

5.9.2 Constraint Values

- Top-level module port (IOB)
  
  Text string "10k", "100k", or "1M", case sensitive, to specify the nominal value of the pull-up resistor.

- Other
  
  This constraint may not be used on any other entity.

5.9.3 Verilog Usage Example

Figure 13 is an example of a top-level module with three ports \(a\), \(b\), and \(o\). Ports \(a\) and \(b\) have 10k\(\Omega\) pull-up resistors; port \(o\) is floating.

```
module Foo(a, b, o);

(* PULLUP = "10k" *)
input wire a;

(* PULLUP = "10k" *)
input wire b;

input wire o;

endmodule
```

Figure 13: Example for PULLUP constraint
5.10 Schmitt Trigger (SCHMITT_TRIGGER)

The SCHMITT_TRIGGER constraint instructs `gp4par` to enable the Schmitt trigger on the specified input. The level of hysteresis provided may be found in the device datasheet.

5.10.1 Applicable Elements

The SCHMITT_TRIGGER constraint may only be used on top-level module ports configured in bidirectional or input mode.

5.10.2 Constraint Values

- Top-level module port (IOB)
  Specify integer 1 or no value to enable the Schmitt trigger. Specify integer 0, or no constraint, to disable it.

- Other
  This constraint may not be used on any other entity.

5.10.3 Verilog Usage Example

Figure 14 is an example of a top-level module with three ports `a`, `b`, and `o`. The Schmitt trigger is enabled for ports `a` and `b`, but not `o`.

```verilog
module Foo(a, b, o);

  (* SCHMITT_TRIGGER = 1 *)
  input wire a;

  (* SCHMITT_TRIGGER *)
  input wire b;

  (* SCHMITT_TRIGGER = 0 *)
  input wire o;

endmodule
```

Figure 14: Example for SCHMITT_TRIGGER constraint
5.11 Shift Register Extraction (SHREG_EXTRACT) (NOT IMPLEMENTED)

The SHREG_EXTRACT constraint controls inference of GP_SHREG cells from behavioral Verilog. It can be used to ensure that a given shift register in behavioral logic will, or will not be, mapped to a hard macro.

5.11.1 Applicable Elements

The SHREG_EXTRACT constraint may only be used on 1-bit registers.

5.11.2 Constraint Values

- Single-bit register
  One of the following:
  - "AUTO": Same behavior as not specifying any constraint. Shift registers will be inferred where possible.
  - "NO": Do not infer a shift register even if the logic matches a supported inference structure.
  - "FORCE": Always infer a shift register. If a supported inference structure is not found, a synthesis error is produced.

- Other
  This constraint will be silently ignored if used on any other entity.

5.11.3 Verilog Usage Example

Figure 15 is an example of FIXME

```plaintext
1  FIXME
```

Figure 15: Example for SHREG_EXTRACT constraint
6  \textit{gp4par} Timing Constraints

Static timing analysis is not yet implemented, thus this section is currently blank.
7 gp4par HDL Coding Techniques

When possible, we recommend inferring design elements to maximize design portability. In some cases, such as for hard IP blocks or when exact control over synthesis results is required, it may be necessary to manually instantiate device primitives.

7.1 Counters

Yosys provides limited inference capability for counters which match the capabilities of the hard macro counters (GP_COUNT8 and GP_COUNT14) in the device.

Some hard macro capabilities (most notably input dividers and parallel output to DCMP/DAC blocks) are not yet supported for inference; if these capabilities are required then use explicit primitive instantiation. Future software releases will expand the set of counter features which may be inferred.

7.1.1 Inference Requirements

In order to be inferred, a counter must:

- Be less than 14 bits in width
- Count down only
- Be initialized to the same (maximum) value by both underflow and by power-on reset
- Have either no reset, or a positive level triggered reset to zero
- Not have any logic use the internal counter register. Only the “underflow” signal may be used by surrounding logic.

7.1.2 Counter Related Constraints

By default, the greenpak4_counters pass will attempt to infer a counter macro for every counter matching the requirements. If this is not desired, use the COUNT_EXTRACT constraint to control inference behavior.

7.1.3 Verilog Usage Example

The example in Figure 16 shows an example of how to infer a resettable down counter.

```
localparam COUNT_MAX = 31;
reg[4:0] count = COUNT_MAX;
wire underflow_out = (count == 0);
always @(posedge clk, posedge count_rst) begin
  if(count_rst)
    count <= 0;
  else begin
    if(count == 0)
      count <= COUNT_MAX;
    else
      count <= count - 1'd1;
  end
end
```

Figure 16: Example for counter inference
7.1.4 Reporting

In order to determine whether a given counter was extracted, look at the synthesis report. Figure 17 shows an example synthesis report with a single inferred counter.

2.7. Executing GREENPAK4_COUNTERS pass (mapping counters to hard IP blocks). Found 3-bit non-resettable down counter (from 7) for register count declared at Blinky.v:93
Extracted 1 counters

Figure 17: Sample extraction report
7.2 Shift Registers

Yosys provides inference capability for shift registers matching the capabilities of the "pipe delay" block in the SLG46620/21. The shift register is automatically initialized to zero at power-up; there is no support for initializing to any other value.

The internal inverter is not yet supported for inference. If this is required for your design, consider manual instantiation of a \texttt{GP\_SHREG} primitive.

7.2.1 Inference Requirements

In order to be inferred as a single \texttt{GP\_SHREG} primitive, a shift register must:

- Be at most 16 bits in depth
- Be initialized to zero, or uninitialized
- Have either no reset, or a positive level triggered reset to zero
- Have at most two taps in the shift register connected to external logic. If more taps are required, a second shift register and/or discrete flipflops may be inferred.

7.2.2 Shift Register Related Constraints

As of now there are no constraints to force or disable inference of shift registers. A constraint analogous to \texttt{COUNT\_EXTRACT} will likely be added in a future software release.

7.2.3 Verilog Usage Example

The example in Figure 18 shows an example of how to infer a shift register with taps delayed 8 and 16 clocks from the input.

```verilog
wire led_in;
reg[15:0] led_shreg = 0;
assign led1 = led_shreg[7];
assign led2 = led_shreg[15];
always @(posedge clk) begin
  led_shreg <= {led_shreg[14:0], led_in};
end
```

Figure 18: Example for shift register inference

7.2.4 Reporting

In order to determine whether a given shift register was extracted, look at the synthesis report. Figure 19 shows an example synthesis report with a single inferred shift register.

2.15. Executing SHREGMAP pass (map shift registers).
Converting Blinky.$auto$simplemap.cc:373:simplemap_dff$132 ...
  Blinky.$auto$simplemap.cc:373:simplemap_dff$147 to a shift register with depth 16.
Converted 16 dff cells into 1 shift registers.

Figure 19: Sample extraction report
This section lists all of the device-dependent primitives wrapping hard IP blocks in the device. These may be used for features which are not yet supported by inference, or when exact control over synthesis results is needed.

Pay careful attention to port names and descriptions as these may not exactly match the Silego primitives; some have been changed in order to allow cleaner and more modular HDL. For example, the single “oscillator” block is represented in Verilog by a separate block for each of the three internal oscillators.
8.1 GP_2LUT: 2-Input Lookup Table

8.1.1 Introduction

This primitive corresponds to a single 2-input lookup table. It can implement any combinatorial function of two inputs and one output.

The LUT output is the \{IN1, IN0\}'th bit of the truth table supplied in the INIT attribute.

This primitive may be manually instantiated if exact control over LUT packing is required, but for most applications we recommend inferring logic.

Note that the placer may re-map GP_2LUT primitives to 3- or 4-input LUT sites to reduce routing congestion. The LOC constraint may be used to force the primitive to a specific 2-input LUT if necessary.

8.1.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN0</td>
<td>Input</td>
<td>1</td>
<td>Least significant input bit.</td>
</tr>
<tr>
<td>IN1</td>
<td>Input</td>
<td>1</td>
<td>Input bit.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Lookup table output.</td>
</tr>
</tbody>
</table>

8.1.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Integer</td>
<td>4</td>
<td>LUT truth table.</td>
</tr>
</tbody>
</table>

8.1.4 Verilog Usage Example

The example shown in figure 20 sets o to the bitwise AND of a and b.

```verilog
1 wire a;
2 wire b;
3 wire o;
4 GP_2LUT #(      
5     .INIT(4'h8)  
6     ) lut(     
7     .IN0(a),    
8     .IN1(b),    
9     .OUT(o)     
10    );
```

Figure 20: Example usage of GP_2LUT
8.2 GP_3LUT: 3-Input Lookup Table

8.2.1 Introduction

This primitive corresponds to a single 3-input lookup table. It can implement any combinatorial function of three inputs and one output.

The LUT output is the \{IN2, IN1, IN0\}'th bit of the truth table supplied in the INIT attribute.

This primitive may be manually instantiated if exact control over LUT packing is required, but for most applications we recommend inferring logic.

Note that the placer may re-map GP_3LUT primitives to 4-input LUT sites to reduce routing congestion. The LOC constraint may be used to force the primitive to a specific 3-input LUT if necessary.

8.2.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN0</td>
<td>Input</td>
<td>1</td>
<td>Least significant input bit.</td>
</tr>
<tr>
<td>IN1</td>
<td>Input</td>
<td>1</td>
<td>Input bit.</td>
</tr>
<tr>
<td>IN2</td>
<td>Input</td>
<td>1</td>
<td>Most significant input bit.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Lookup table output.</td>
</tr>
</tbody>
</table>

8.2.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Integer</td>
<td>8</td>
<td>LUT truth table.</td>
</tr>
</tbody>
</table>

8.2.4 Verilog Usage Example

The example shown in figure 21 sets \( o \) to the bitwise AND of \( a, b, \) and \( c \).

```verilog
1 wire a;
2 wire b;
3 wire c;
4 wire o;
5 GP_3LUT #(6 .INIT(8'h80)
7 ) lut(
8   .IN0(a),
9   .IN1(b),
10  .IN2(c),
11  .OUT(o)
12 );
```

Figure 21: Example usage of GP_3LUT
8.3 GP_4LUT: 4-Input Lookup Table

8.3.1 Introduction

This primitive corresponds to a single 4-input lookup table. It can implement any combinatorial function of four inputs and one output.

The LUT output is the \(\{\text{IN3, IN2, IN1, IN0}\}\)'th bit of the truth table supplied in the INIT attribute.

This primitive may be manually instantiated if exact control over LUT packing is required, but for most applications we recommend inferring logic.

8.3.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN0</td>
<td>Input</td>
<td>1</td>
<td>Least significant input bit.</td>
</tr>
<tr>
<td>IN1</td>
<td>Input</td>
<td>1</td>
<td>Input bit.</td>
</tr>
<tr>
<td>IN2</td>
<td>Input</td>
<td>1</td>
<td>Input bit.</td>
</tr>
<tr>
<td>IN3</td>
<td>Input</td>
<td>1</td>
<td>Most significant input bit.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Lookup table output.</td>
</tr>
</tbody>
</table>

8.3.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Integer</td>
<td>16</td>
<td>LUT truth table.</td>
</tr>
</tbody>
</table>

8.3.4 Verilog Usage Example

The example shown in figure 22 sets \(o\) to the bitwise AND of \(a, b, c,\) and \(d.\)

```
1 wire a;
2 wire b;
3 wire c;
4 wire d;
5 wire o;
6 GP_4LUT #( 7 .INIT(16'h8000) 8 ) lut( 9 .IN0(a), 10 .IN1(b), 11 .IN2(c), 12 .IN3(d) 13 .OUT(o) 14 );
```

Figure 22: Example usage of GP_4LUT
8.4  GP_ABUF: Analog Buffer

8.4.1  Introduction

This primitive represents an analog buffer which may be used to reduce loading on comparator inputs. Note that not all comparators have buffers on the input; see device datasheet for details.

8.4.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Connect to analog output from IOB.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Connect to VIN of a GP_ACMP block.</td>
</tr>
</tbody>
</table>

8.4.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BANDWIDTH_KHZ</td>
<td>Integer</td>
<td>8</td>
<td>Buffer bandwidth, in kHz.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Must be one of 1, 5, 20, 50.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Values greater than 1 require Vdd &gt; 2.7V and use more power.</td>
</tr>
</tbody>
</table>

8.4.4  Verilog Usage Example

The example shown in figure 23 buffers the signal vin to vin_buf with 5 kHz bandwidth.

```verilog
1 wire vin;
2 wire vin_buf;
3 GP_ABUF #(
4   .BANDWIDTH_KHZ(5)
5 ) abuf(
6   .IN(vin),
7   .OUT(vin_buf)
8 );
```

Figure 23: Example usage of GP_ABUF
8.5  GP_ACMP: Analog Comparator

8.5.1  Introduction

This primitive represents an analog comparator.

The comparator may not be powered on until the power-on reset process has completed. The PWREN input must be tied to either the reset-done output of the GP_POR block, or an arbitrary digital expression ANDed with the reset-done output.

8.5.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWREN</td>
<td>Input</td>
<td>1</td>
<td>When 1: normal operation</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: power down mode.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>1: when VIN &gt; VREF and comparator is running</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>0: when VIN &lt; VREF or comparator is powered down.</td>
</tr>
<tr>
<td>VIN</td>
<td>Input</td>
<td>1</td>
<td>Input voltage (Vdd or external analog input from IOB).</td>
</tr>
<tr>
<td>VREF</td>
<td>Input</td>
<td>1</td>
<td>Input reference voltage.</td>
</tr>
</tbody>
</table>

8.5.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>BANDWIDTH</td>
<td>String</td>
<td>N/A</td>
<td>Comparator bandwidth. Legal values are &quot;LOW&quot; and &quot;HIGH&quot;, see device datasheet for actual bandwidth values.</td>
</tr>
<tr>
<td>VIN_ATTEN</td>
<td>Integer</td>
<td>3</td>
<td>Attenuation for the input, represented as inverse gain. Legal values are 1, 2, 3, 4. Note that not all comparators support selectable attenuation, check device datasheet for details.</td>
</tr>
<tr>
<td>VIN_ISRC_EN</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 to enable the 100µA current source on the input. Note that not all comparators support the current source, check device datasheet for details.</td>
</tr>
<tr>
<td>HYSTERESIS</td>
<td>Integer</td>
<td>8</td>
<td>Hysteresis, in mV. Legal values are 0, 25, 50, 200. See device datasheet for offset notes.</td>
</tr>
</tbody>
</table>

8.5.4  Verilog Usage Example

The example shown in figure 24 sets cout1 to true if vin is greater than vref_750. The comparator is set to have 25 mV of hysteresis and low bandwidth.

```verilog
wire por_done;
wire cout1;
wire vin;
wire vref_750;
GP_ACMP #(  
  .BANDWIDTH("LOW"),
  .VIN_ATTEN(4'd1),
  .VIN_ISRC_EN(1'b0),
  .HYSTERESIS(8'd25)  
  ) cmp (  
  .PWREN(por_done),
  .OUT(cout1),
  .VIN(vin),
  .VREF(vref_750)  
);  
```

Figure 24: Example usage of GP_ACMP
8.6 GP_BANDGAP: Bandgap Voltage Reference

8.6.1 Introduction

This primitive allows configuration of the bandgap voltage reference. It produces a 1.0V reference which is used internally by the GP_VREF block. (This connection is implicit and does not need to be provided in your HDL.)

8.6.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OK</td>
<td>Output</td>
<td>1</td>
<td>Goes high when bandgap voltage reference is stable.</td>
</tr>
</tbody>
</table>

8.6.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AUTO_PWRDN</td>
<td>Boolean</td>
<td>1</td>
<td>When 1: Automatically power down bandgap when all loads are powered down.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: Automatic power-down is disabled. The bandgap is always on.</td>
</tr>
<tr>
<td>CHOPPER_EN</td>
<td>Boolean</td>
<td>1</td>
<td>Specify whether to enable the chopper stabilization for the bandgap op-amp. Should always be 1.</td>
</tr>
<tr>
<td>OUT_DELAY</td>
<td>Integer</td>
<td>1</td>
<td>Time, in µs, to wait after bandgap startup before asserting OK. Legal values are 100 or 550.</td>
</tr>
</tbody>
</table>

8.6.4 Verilog Usage Example

The example shown in figure 25 sets bg_ok high 550µs after reset.

```verilog
wire bg_ok;
wire bandgap_vout;
GP_BANDGAP #(.
    AUTO_PWRDN (0),
    CHOPPER_EN (1),
    OUT_DELAY (550)
) bandgap (.
    OK (bg_ok)
);
```

Figure 25: Example usage of GP_BANDGAP
8.7 GP_CLKBUF: Clock Buffer

8.7.1 Introduction

This primitive is a buffer that drives the clock signal from fabric to a dedicated clock network used by hard IP cores.

A GP_CLKBUF must be explicitly instantiated to use a general fabric signal as a clock for counters, DCMP/PWM blocks, and the ADC. A future toolchain version may support inferring clock buffers in these cases.

8.7.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input clock from fabric routing.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Buffered output to hard IP.</td>
</tr>
</tbody>
</table>

8.7.3 Parameter Descriptions

No parameters.

8.7.4 Verilog Usage Example

The example shown in figure 26 buffers the signal clkin to clkbuf.

```
1 wire clkin;
2 wire clkbuf;
3 GP_CLKBUF cbuf(
4   .IN(clkin),
5   .OUT(clkbuf)
6 );
```

Figure 26: Example usage of GP_CLKBUF
8.8 GP_COUNT8: 8-Bit Resettable Down Counter

8.8.1 Introduction

This primitive represents an 8-bit down counter. The count register is initialized to COUNT_T0 at power-on reset, and to 0 by the reset pin.

Note that this primitive does not always map to a hard IP block with exactly 8 bit depth. The technology mapper may map GP_COUNT8 cells to unused 14-bit counters in order to relieve routing pressure. In this case, the high 6 bits of the counter will always be zero.

8.8.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>The input clock signal.</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>1</td>
<td>Reset input (polarity depends on RESET_MODE). When triggered, resets the count register to zero.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Counter underflow output. High whenever the count register equals zero.</td>
</tr>
<tr>
<td>POUT</td>
<td>Output</td>
<td>8</td>
<td>Parallel counter output to GP_DCMP or GP_DAC.</td>
</tr>
</tbody>
</table>

8.8.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKIN_DIVIDE</td>
<td>Integer</td>
<td>8</td>
<td>Input clock divider. Legal values depend on what source CLK is driven by, see device datasheet.</td>
</tr>
<tr>
<td>COUNT_TO</td>
<td>Integer</td>
<td>8</td>
<td>Value to set the counter to on underflow.</td>
</tr>
<tr>
<td>RESET_MODE</td>
<td>String</td>
<td>N/A</td>
<td>&quot;RISING&quot;: Resets the counter on a rising edge of RST. &quot;FALLING&quot;: Resets the counter on a falling edge of RST. &quot;BOTH&quot;: Resets the counter on any edge of RST. &quot;LEVEL&quot;: Resets the counter when RST is high.</td>
</tr>
</tbody>
</table>

8.8.4 Verilog Usage Example

The example shown in figure 27 begins counting from 8’hcc down to zero, on rising edges of clk, as soon as the device exits power-on reset. When the counter reaches zero underflow goes high for one clk cycle and the counter is reset to 8’hcc. The counter also resets immediately to zero, and is held in reset, when count_rst is high.

```verilog
1 wire underflow;
2 wire count_rst;
3 wire clk;
4 GP_COUNT8 #(
5   .RESET_MODE("LEVEL"),
6   .COUNT_TO(8’hcc),
7   .CLKIN_DIVIDE(1)
8 ) lfosc_cnt (  
9   .CLK(clk),
10   .RST(count_rst),
11   .OUT(underflow)
12 );
```

Figure 27: Example usage of GP_COUNT8
8.9 GP_COUNT8_ADV: 8-Bit Resettable Up/Down Counter With Clock Gating

8.9.1 Introduction

This primitive represents an 8-bit up/down counter. The count register is initialized to \texttt{COUNT_TO} at power-on reset, underflow or overflow, and to a configurable value by the reset pin.

8.9.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>The input clock signal.</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>1</td>
<td>Reset input (polarity depends on \texttt{RESET_MODE}).</td>
</tr>
<tr>
<td>UP</td>
<td>Input</td>
<td>1</td>
<td>Direction input.</td>
</tr>
<tr>
<td>KEEP</td>
<td>Input</td>
<td>1</td>
<td>Clock gating input.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Counter underflow/overflow output.</td>
</tr>
<tr>
<td>POUT</td>
<td>Output</td>
<td>8</td>
<td>Parallel counter output to \texttt{GP_DCMP} or \texttt{GP_DAC}</td>
</tr>
</tbody>
</table>

When \texttt{UP} is 0: High whenever the count register equals zero.

When \texttt{UP} is 1: High whenever the count register equals 8’hff.

8.9.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKIN_DIVIDE</td>
<td>Integer</td>
<td>8</td>
<td>Input clock divider. Legal values depend on what source CLK is driven by, see device datasheet.</td>
</tr>
<tr>
<td>COUNT_TO</td>
<td>Integer</td>
<td>8</td>
<td>Value to set the counter to on underflow.</td>
</tr>
<tr>
<td>RESET_MODE</td>
<td>String</td>
<td>N/A</td>
<td>&quot;RISING&quot;: Resets the counter on a rising edge of RST.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot; FALLING&quot;: Resets the counter on a falling edge of RST.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot; BOTH&quot;: Resets the counter on any edge of RST.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot; LEVEL&quot;: Resets the counter when RST is high.</td>
</tr>
<tr>
<td>RESET_VALUE</td>
<td>String</td>
<td>N/A</td>
<td>&quot;COUNT_TO&quot;: Resets the counter to COUNT_TO.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot;ZERO&quot;: Resets the counter to 0.</td>
</tr>
</tbody>
</table>
8.9.4 Verilog Usage Example

The example shown in figure 28 begins counting from 8’hcc up to 8’hff, on rising edges of clk, as soon as the device exits power-on reset. When the counter reaches 8’hff, overflow goes high for one clk cycle and the counter is reset to 8’hcc. The counter also resets immediately to 8’hcc, and is held in reset, when count_rst is high.

```verilog
define GP_COUNT8_ADV #(
  .CLIN_DIVIDE(1),
  .COUNT_TO(8’hcc),
  .RESET_MODE("LEVEL"),
  .RESET_VALUE("COUNT_TO"),
) up_cnt ( 
  .CLK(clk),
  .RST(count_rst),
  .OUT(overflow),
  .UP(1’b1),
  .KEEP(1’b0)
);
```

Figure 28: Example usage of GP_COUNT8_ADV
8.10  GP_COUNT14: 14-Bit Resettable Down Counter

8.10.1  Introduction

This primitive represents an 14-bit down counter. The count register is initialized to COUNT_TO at power-on reset, and to 0 by the reset pin.

In the current software, this primitive currently will always map to a 14-bit counter cell in the device. A planned future optimization will allow the technology mapper to map 14-bit counters in the netlist to 8-bit counter cells if the provided count value is less than 2^16. This should allow better packing density for parameterizable modules containing counters of variable depth.

8.10.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>The input clock signal.</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>1</td>
<td>Reset input (polarity depends on RESET_MODE). When triggered, resets the count register to zero.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Counter underflow output. High whenever the count register equals zero.</td>
</tr>
</tbody>
</table>

8.10.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKIN_DIVIDE</td>
<td>Integer</td>
<td>8</td>
<td>Input clock divider. Legal values depend on what source CLK is driven by, see device datasheet.</td>
</tr>
<tr>
<td>COUNT_TO</td>
<td>Integer</td>
<td>14</td>
<td>Value to set the counter to on underflow.</td>
</tr>
<tr>
<td>RESET_MODE</td>
<td>String</td>
<td>N/A</td>
<td>&quot;RISING&quot;: Resets the counter on a rising edge of RST. &quot;FALLING&quot;: Resets the counter on a falling edge of RST. &quot;BOTH&quot;: Resets the counter on any edge of RST. &quot;LEVEL&quot;: Resets the counter when RST is high.</td>
</tr>
</tbody>
</table>

8.10.4  Verilog Usage Example

The example shown in figure 29 begins counting from 14’d3141 down to zero, on rising edges of clk, as soon as the device exits power-on reset. When the counter reaches zero underflow goes high for one clk cycle and the counter is reset to 14’d3141. The counter also resets immediately to zero, and is held in reset, when count_rst is high.

```verilog
1  wire underflow;
2  wire count_rst;
3  wire clk;
4  GP_COUNT14 #(
5       .RESET_MODE("LEVEL"),
6       .COUNT_TO(14’d3141),
7       .CLKIN_DIVIDE(1)
8  ) fosc_cnt (    
9       .CLK(clk),
10       .RST(count_rst),
11       .OUT(underflow)
12  );
```

Figure 29: Example usage of GP_COUNT14
8.11 GP_COUNT14_ADV: 14-Bit Resettable Up/Down Counter With Clock Gating

8.11.1 Introduction

This primitive represents a 14-bit up/down counter. The count register is initialized to COUNT_TO at power-on reset, underflow or overflow, and to a configurable value by the reset pin.

8.11.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>The input clock signal.</td>
</tr>
<tr>
<td>RST</td>
<td>Input</td>
<td>1</td>
<td>Reset input (polarity depends on RESET_MODE).</td>
</tr>
<tr>
<td>UP</td>
<td>Input</td>
<td>1</td>
<td>Direction input.</td>
</tr>
<tr>
<td>KEEP</td>
<td>Input</td>
<td>1</td>
<td>Clock gating input.</td>
</tr>
</tbody>
</table>
| OUT  | Output| 1     | Counter underflow/overflow output.  
When UP is 0: High whenever the count register equals zero.  
When UP is 1: High whenever the count register equals \(14'h3fff\). |
| POUT | Output| 8     | Parallel counter output to GP_DCMP or GP_DAC. Note that only the 8 lowest bits of the count register are routed to POUT. |

8.11.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLKin_DIVIDE</td>
<td>Integer</td>
<td>8</td>
<td>Input clock divider. Legal values depend on what source CLK is driven by, see device datasheet.</td>
</tr>
<tr>
<td>COUNT_TO</td>
<td>Integer</td>
<td>14</td>
<td>Value to set the counter to on underflow.</td>
</tr>
</tbody>
</table>
| RESET_MODE   | String | N/A   | "RISING": Resets the counter on a rising edge of RST.  
"FALLING": Resets the counter on a falling edge of RST.  
"BOTH": Resets the counter on any edge of RST.  
"LEVEL": Resets the counter when RST is high. |
| RESET_VALUE  | String | N/A   | "COUNT_TO": Resets the counter to COUNT_TO.  
"ZERO": Resets the counter to 0. |
8.11.4 Verilog Usage Example

The example shown in figure 30 begins counting from 14’d3141 up to 14’h3fff, on rising edges of clk, as soon as the device exits power-on reset. When the counter reaches 14’h3fff, overflow goes high for one clk cycle and the counter is reset to 14’d3141. The counter also resets immediately to 14’d0, and is held in reset, when count_rst is high.

```verilog
wire clk;
wire count_rst;
wire overflow;
GP_COUNT14_ADV #(  .CLKIN_DIVIDE(1),
  .COUNT_TO(14’d3141),
  .RESET_MODE("LEVEL"),
  .RESET_VALUE("ZERO")
) up_cnt (  .CLK(clk),  .RST(count_rst),  .OUT(overflow),  .UP(1’b1),  .KEEP(1’b0)
);
```

Figure 30: Example usage of GP_COUNT14_ADV
8.12 GP_DAC: Digital to Analog Converter

8.12.1 Introduction

This primitive corresponds to an 8-bit digital to analog converter. The DAC operates combinatorially and does not require a clock.

Note that the DAC’s input uses dedicated routing and not a general fabric connection; see the device datasheet for information on legal connections.

8.12.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIN</td>
<td>Input</td>
<td>8</td>
<td>Input data.</td>
</tr>
<tr>
<td>VREF</td>
<td>Input</td>
<td>1</td>
<td>Analog reference voltage from GP_VREF.</td>
</tr>
<tr>
<td>VOUT</td>
<td>Output</td>
<td>1</td>
<td>Analog output.</td>
</tr>
</tbody>
</table>

8.12.3 Parameter Descriptions

No parameters.

8.12.4 Verilog Usage Example

The example shown in figure 31.

```verilog
1 wire[7:0] dcode;       // assigned elsewhere
2 wire vref;             // assigned elsewhere
3 wire vdac;
4 GP_DAC dac(
5   .DIN(dcode),
6   .VOUT(vdac),
7   .VREF(vref)
8 );
```

Figure 31: Example usage of GP_DAC
### 8.13 GP_DCMP: Digital Comparator

#### 8.13.1 Introduction

This primitive compares two 8-bit unsigned integers. It outputs the the comparison result as a binary “greater than” and “equal” bit.

Note that the inputs use dedicated routing and cannot be driven by general fabric routing. See device datasheet for connectivity options.

#### 8.13.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INP</td>
<td>Input</td>
<td>8</td>
<td>Input to left side of comparison</td>
</tr>
<tr>
<td>INN</td>
<td>Input</td>
<td>8</td>
<td>Input to right side of comparison</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Clock source</td>
</tr>
<tr>
<td>PWRDN</td>
<td>Input</td>
<td>1</td>
<td>Power-down input. Shared by all GP_DCMP blocks.</td>
</tr>
<tr>
<td>GREATER</td>
<td>Output</td>
<td>1</td>
<td>True if INP is greater than (or, optionally, equal to) INN.</td>
</tr>
<tr>
<td>EQUAL</td>
<td>Output</td>
<td>1</td>
<td>True if INP is equal to INN.</td>
</tr>
</tbody>
</table>

#### 8.13.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>GREATER_OR_EQUAL</td>
<td>Boolean</td>
<td>1</td>
<td>When 1: GREATER is high when INP ≥ INN</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: GREATER is high when INP &gt; INN</td>
</tr>
<tr>
<td>CLK_EDGE</td>
<td>String</td>
<td>N/A</td>
<td>&quot;RISING&quot;: Outputs are updated on the rising edge of CLK</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot;FALLING&quot;: Outputs are updated on the falling edge of CLK</td>
</tr>
<tr>
<td>PWRDN_SYNC</td>
<td>Boolean</td>
<td>1</td>
<td>Set true to synchronize PWRDN with CLK. This adds two cycles of latency when waking the comparator from sleep mode, and holds the output at its current state in sleep. When false, the output is reset to zero in sleep.</td>
</tr>
</tbody>
</table>

#### 8.13.4 Verilog Usage Example

The example shown in figure 32 outputs true on result if foo is greater than bar.

```verilog
1 wire[7:0] foo;
2 wire[7:0] bar;
3 wire result;
4 GP_DCMP #(
5   .GREATER_OR_EQUAL(1'b0),
6   .CLK_EDGE("RISING"),
7   .PWRDN_SYNC(1'b1)
8 ) comparator(
9   .INP(foo),
10  .INN(bar),
11  .CLK(clk_2mhz),
12  .PWRDN(1'b0),
13  .GREATER(foo),
14  .EQUAL() )
```

Figure 32: Example usage of GP_DCMP
8.14 GP_DCMPMUX: Digital Comparator Constant Multiplexer

8.14.1 Introduction

This primitive is a 4:1 mux that can drive the inputs of a GP_DCM block with any of four 8-bit constant values.

The inputs must be sourced by a GP_DCMPREF block in the current toolchain. A future version of the toolchain may support inferring DCMPREF blocks driving the input of the mux.

8.14.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SEL</td>
<td>Input</td>
<td>2</td>
<td>Mux selector</td>
</tr>
<tr>
<td>IN0</td>
<td>Output</td>
<td>8</td>
<td>Input from GP_DCMPREF block</td>
</tr>
<tr>
<td>IN1</td>
<td>Output</td>
<td>8</td>
<td>Input from GP_DCMPREF block</td>
</tr>
<tr>
<td>IN2</td>
<td>Output</td>
<td>8</td>
<td>Input from GP_DCMPREF block</td>
</tr>
<tr>
<td>IN3</td>
<td>Output</td>
<td>8</td>
<td>Input from GP_DCMPREF block</td>
</tr>
<tr>
<td>OUTA</td>
<td>Output</td>
<td>8</td>
<td>Multiplexer output to DCMP0 INP input, indexed by SEL</td>
</tr>
<tr>
<td>OUTB</td>
<td>Output</td>
<td>8</td>
<td>Multiplexer output to DCMP1 INN input, indexed by 3-SEL.</td>
</tr>
</tbody>
</table>

8.14.3 Parameter Descriptions

None

8.14.4 Verilog Usage Example

The example shown in figure 33 drives \textit{in0} to \textit{refA} and \textit{in3} to \textit{refB}.

```verilog
1 wire[7:0] refA;
2 wire[7:0] refB;
3 wire[1:0] select = 2'b0;
4 wire[7:0] in0;
5 wire[7:0] in1;
6 wire[7:0] in2;
7 wire[7:0] in3;
8 GP_DCMPMUX mux(
9   .SEL(select),
10   .IN0(in0),
11   .IN1(in1),
12   .IN2(in2),
13   .IN3(in3),
14   .OUTA(refA),
15   .OUTB(refB)
16 );
```

Figure 33: Example usage of GP_DCMPMUX
8.15 GP_DCMPREF: Digital Comparator Constant Reference

8.15.1 Introduction
This primitive drives an 8-bit constant value to the input of one or more GP_DCMP or GP_DCMPMUX blocks.

8.15.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT</td>
<td>Output</td>
<td>8</td>
<td>Constant output, always equal to REF_VAL.</td>
</tr>
</tbody>
</table>

8.15.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>REF_VAL</td>
<td>Integer</td>
<td>8</td>
<td>Constant reference value</td>
</tr>
</tbody>
</table>

8.15.4 Verilog Usage Example
The example shown in figure 34 drives 8’ha3 to the signal dcref.

```verilog
1  wire[7:0] dcref;
2  GP_DCMPREF #(REF_VAL(8'ha3))
3       ref (.OUT(dcref));
```

Figure 34: Example usage of GP_DCMPREF
8.16 GP_DELAY: Programmable Digital Delay Line

8.16.1 Introduction

This primitive corresponds to a programmable digital delay line with four taps. It uniformly delays an incoming digital waveform by a fixed amount. A glitch filter may be enabled to add an additional 200 ns delay (PTV dependent) while rejecting glitches during this period.

For the SLG46620V each tap is nominally 165 ns at 3.3V. The exact range of tap delay values is PTV dependent; see device datasheet for values.

TODO: is jitter characterized anywhere?

8.16.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Delayed output.</td>
</tr>
</tbody>
</table>

8.16.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DELAY STEPS</td>
<td>Integer</td>
<td>3</td>
<td>Number of delay taps (1-4)</td>
</tr>
<tr>
<td>GLITCH FILTER</td>
<td>Boolean</td>
<td>1</td>
<td>True to enable the glitch filter (approximately 200 ns delay)</td>
</tr>
</tbody>
</table>

8.16.4 Verilog Usage Example

The example shown in figure 35 shows a delay with a nominal value of 110 ns at 3.3V Vdd.

```verilog
1   GP_DELAY #( 
2       .DELAY STEPS(1),
3       .GLITCH FILTER(0)
4   ) delay( 
5       .IN(clk),
6       .OUT(clk_delayed)
7   );
```

Figure 35: Example usage of GP_DELAY

43
8.17  GP_DFF: Positive Edge Triggered D Flipflop

8.17.1  Introduction

This primitive corresponds to a single D flipflop. It may be mapped to either a GP_DFF or a GP_DFFSR cell by the placer depending on resource utilization and routing congestion.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.17.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.17.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
</tbody>
</table>

8.17.4  Verilog Usage Example

The example shown in figure 36 shows a flipflop initialized to zero at powerup.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 GP_DFF #(  
5      .INIT(1'b0)  
6    ) ff (  
7      .CLK(clk),  
8      .D(din),  
9      .Q(dout)  
10    );
```

Figure 36: Example usage of GP_DFF
8.18 GP_DFFI: Positive Edge Triggered D Flipflop with Inverted Output

8.18.1 Introduction

This primitive corresponds to a single D flipflop with an inverted output. It may be mapped to either a GP_DFF or a GP_DFFSR cell by the placer depending on resource utilization and routing congestion.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.18.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.18.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of Q is inverted with respect to INIT.</td>
</tr>
</tbody>
</table>

8.18.4 Verilog Usage Example

The example shown in figure 37 shows a flipflop initialized to zero at powerup.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 GP_DFFI #( 5      .INIT(1'b0)
6   ) ff ( 7      .CLK(clk),
8      .D(din),
9      .nQ(dout)
10 );
```

Figure 37: Example usage of GP_DFFI
8.19  GP_DFFR: Positive Edge Triggered D Flipflop with Reset

8.19.1  Introduction

This primitive corresponds to a single D flipflop with active-low reset. It is internally remapped to a GP_DFFSR cell by the placer.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.19.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nRST</td>
<td>Input</td>
<td>1</td>
<td>Active-low reset.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.19.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
</tbody>
</table>

8.19.4  Verilog Usage Example

The example shown in figure 38 shows a flipflop initialized to zero at power-up, and cleared to zero when nrst goes low.

```verilog
1  wire  clk;
2  wire  din;
3  wire  dout;
4  wire  nrst;
5  GP_DFFR #(
6     .INIT(1'bz)
7     ) ff (  
8     .CLK(clk),
9     .D(din),
10    .Q(dout),
11    .nRST(nrst)
12    );
```

Figure 38: Example usage of GP_DFFR
8.20  GP_DFFRI: Positive Edge Triggered D Flipflop with Reset and Inverted Output

8.20.1  Introduction

This primitive corresponds to a single D flipflop with active-low reset and an inverted output. It is internally remapped to a GP_DFFSR cell by the placer.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.20.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>clk</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nRST</td>
<td>Input</td>
<td>1</td>
<td>Active-low reset.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.20.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of Q is inverted with respect to INIT.</td>
</tr>
</tbody>
</table>

8.20.4  Verilog Usage Example

The example shown in figure 39 shows a flipflop initialized to zero at power-up, and cleared to zero when nrst goes low.

```verilog
d wire clk;
d wire din;
d wire dout;
d wire nrst;
d wire [1:0] dout;
GP_DFFRI #(
  .INIT(1'b0),
  .CLK(clk),
  .D(din),
  .nQ(dout),
  .nRST(nrst)
) ff ();
```

Figure 39: Example usage of GP_DFFRI
8.2.1 GP_DFFS: Positive Edge Triggered D Flipflop with Set

8.2.1.1 Introduction

This primitive corresponds to a single D flipflop with active-low set. It is internally remapped to a GP_DFFSR cell by the placer.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.2.1.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSET</td>
<td>Input</td>
<td>1</td>
<td>Active-low set.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.2.1.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
</tbody>
</table>

8.2.1.4 Verilog Usage Example

The example shown in figure 40 shows a flipflop initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DFFS #(  
6 .INIT(1'b0)  
7 ) ff (  
8 .CLK(clk),  
9 .D(din),  
10 .Q(dout),  
11 .nSET(nset)  
12 );
```

Figure 40: Example usage of GP_DFFS
8.22 GP_DFFSI: Positive Edge Triggered D Flipflop with Set and Inverted Output

8.22.1 Introduction

This primitive corresponds to a single D flipflop with active-low set and an inverted output. It is internally remapped to a GP_DFFSR cell by the placer.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.22.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSET</td>
<td>Input</td>
<td>1</td>
<td>Active-low set.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.22.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of Q is inverted with respect to INIT.</td>
</tr>
</tbody>
</table>

8.22.4 Verilog Usage Example

The example shown in figure 41 shows a flipflop initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DFFSI #(  
6     .INIT(1'b0)  
7 ) ff (  
8     .CLK(clk),  
9     .D(din),  
10     .nQ(dout),  
11     .nSET(nset)  
12 );
```

Figure 41: Example usage of GP_DFFSI
8.23  GP_DFFSR: Positive Edge Triggered D Flipflop with Set or Reset

8.23.1  Introduction

This primitive corresponds to a single D flipflop with active-low set or reset (but not both), selectable at synthesis time by a parameter.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.23.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSR</td>
<td>Input</td>
<td>1</td>
<td>Active-low set/reset.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.23.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop.</td>
</tr>
<tr>
<td>SRMODE</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 for nSR to act as a set, or 0 for reset.</td>
</tr>
</tbody>
</table>

8.23.4  Verilog Usage Example

The example shown in figure 42 shows a flipflop initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DFFSR #(                    
6   .INIT(1'b0),              
7   .SRMODE(1'b1)             
8 ) ff (                      
9   .CLK(clk),               
10   .D(din),                
11   .Q(dout),               
12   .nSR(nset)              
13 );                         
```

Figure 42: Example usage of GP_DFFSR
8.24 GP_DFFSRI: Positive Edge Triggered D Flipflop with Set or Reset and Inverted Output

8.24.1 Introduction

This primitive corresponds to a single D flipflop with active-low set or reset (but not both), selectable at synthesis time by a parameter. The flipflop output is inverted.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.24.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSR</td>
<td>Input</td>
<td>1</td>
<td>Active-low set/reset.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.24.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the flipflop. The power-up value of Q is inverted with respect to INIT.</td>
</tr>
<tr>
<td>SRMODE</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 for nSR to act as a set, or 0 for reset.</td>
</tr>
</tbody>
</table>

8.24.4 Verilog Usage Example

The example shown in figure 43 shows a flipflop initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DFFSRI #(
6   .INIT(1'b0),
7   .SRMODE(1'b1)
8 ) ff (  
9   .CLK(clk),
10   .D(din),
11   .nQ(dout),
12   .nSR(nset)
13 );
```

Figure 43: Example usage of GP_DFFSRI
8.25 GP_DLATCH: Negative Level Triggered D Latch

8.25.1 Introduction

This primitive corresponds to a single D latch. The latch updates when the clock is negative and holds when the clock is positive.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.25.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.25.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
</tbody>
</table>

8.25.4 Verilog Usage Example

The example shown in figure 44 shows a latch initialized to zero at power-up

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 GP_DLATCH #(
5   .INIT(1'b0)
6 ) lat (
7   .CLK(clk),
8   .D(din),
9   .Q(dout)
10 );
```

Figure 44: Example usage of GP_DLATCH
8.26 GP_DLATCHI: Negative Level Triggered D Latch with Inverted Output

8.26.1 Introduction

This primitive corresponds to a single D latch. The latch updates when the clock is negative and holds when the clock is positive. The flipflop output is inverted.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.26.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.26.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of nQ is inverted with respect to INIT.</td>
</tr>
</tbody>
</table>

8.26.4 Verilog Usage Example

The example shown in figure 47 shows a latch initialized to zero at power-up.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 GP_DLATCHI #( 5 .INIT(1'b0) 6 ) lat ( 7 .CLK(clk), 8 .D(din), 9 .nQ(dout) 10 );
```

Figure 45: Example usage of GP_DLATCHI
8.27 GP_DLATCHR: Negative Level Triggered D Latch with Reset

8.27.1 Introduction

This primitive corresponds to a single D latch with active-low reset. The latch updates when the clock is negative and holds when the clock is positive.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.27.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nRST</td>
<td>Input</td>
<td>1</td>
<td>Active-low reset.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.27.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
</tbody>
</table>

8.27.4 Verilog Usage Example

The example shown in figure 46 shows a latch initialized to zero at power-up, and cleared to zero when \( \text{nrst} \) goes low.

```verilog
wire clk;
wire din;
wire dout;
wire nrst;
GP_DLATCHR #(.
  .INIT(1'b0)
) lat (.
  .CLK(clk),
  .D(din),
  .Q(dout),
  .nRST(nrst)
);
```

Figure 46: Example usage of GP_DLATCHR
8.28  GP_DLATCHRI: Negative Level Triggered D Latch with Reset and Inverted Output

8.28.1  Introduction

This primitive corresponds to a single D latch with active-low reset. The latch updates when the clock is negative and holds when the clock is positive. The flipflop output is inverted.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.28.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nRST</td>
<td>Input</td>
<td>1</td>
<td>Active-low reset.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.28.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of nQ is inverted with respect to INIT.</td>
</tr>
</tbody>
</table>

8.28.4  Verilog Usage Example

The example shown in figure 47 shows a latch initialized to zero at power-up, and cleared to zero when nrst goes low.

```verilog
wire clk;
wire din;
wire dout;
wire nrst;
GP_DLATCHRI #(
  .INIT(1'b0)
) lat (  
  .CLK(clk),  
  .D(din),  
  .nQ(dout),  
  .nRST(nrst)
);  
```

Figure 47: Example usage of GP_DLATCHRI
8.29 GP_DLATCHS: Negative Level Triggered D Latch with Set

8.29.1 Introduction

This primitive corresponds to a single D latch with active-low set. The latch updates when the clock is negative and holds when the clock is positive.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.29.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSET</td>
<td>Input</td>
<td>1</td>
<td>Active-low set.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.29.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
</tbody>
</table>

8.29.4 Verilog Usage Example

The example shown in figure 48 shows a latch initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DLATCHS #(6
6 .INIT(1'b0),
7 .SRMODE(1'b1)
8 ) lat (9 .CLK(clk),
10 .D(din),
11 .Q(dout),
12 .nSET(nset)
13 );
```

Figure 48: Example usage of GP_DLATCHS
8.30 GP_DLATCHSI: Negative Level Triggered D Latch with Set and Inverted Output

8.30.1 Introduction

This primitive corresponds to a single D latch with active-low set. The latch updates when the clock is negative and holds when the clock is positive. The flipflop output is inverted.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.30.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSET</td>
<td>Input</td>
<td>1</td>
<td>Active-low set.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.30.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of nQ is inverted with respect to INIT.</td>
</tr>
</tbody>
</table>

8.30.4 Verilog Usage Example

The example shown in figure 49 shows a latch initialized to zero at power-up, and set to one when nset goes low.

```
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DLATCHSI #(  
6   .INIT(1'b0)  
7 ) lat (  
8   .CLK(clk),  
9   .D(din),  
10   .nQ(dout),  
11   .nSET(nset)  
12 );
```

Figure 49: Example usage of GP_DLATCHSI
8.31 GP_DLATCHSR: Negative Level Triggered D Latch with Set or Reset

8.31.1 Introduction

This primitive corresponds to a single D latch with active-low set or reset (but not both), selectable at synthesis time by a parameter. The latch updates when the clock is negative and holds when the clock is positive.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.31.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSR</td>
<td>Input</td>
<td>1</td>
<td>Active-low set/reset.</td>
</tr>
<tr>
<td>Q</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.31.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
<tr>
<td>SRMODE</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 for nSR to act as a set, or 0 for reset.</td>
</tr>
</tbody>
</table>

8.31.4 Verilog Usage Example

The example shown in figure 50 shows a latch initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DLATCHSR #(
6    .INIT(1'b0),
7    .SRMODE(1'b1)
8 ) lat (
9    .CLK(clk),
10   .D(din),
11   .Q(dout),
12   .nSR(nset)
13 );
```

Figure 50: Example usage of GP_DLATCHSR
8.32 GP_DLATCHSRI: Negative Level Triggered D Latch with Set or Reset and Inverted Output

8.32.1 Introduction

This primitive corresponds to a single D latch with active-low set or reset (but not both), selectable at synthesis time by a parameter. The latch updates when the clock is negative and holds when the clock is positive. The flipflop output is inverted.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.32.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>D</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>nCLK</td>
<td>Input</td>
<td>1</td>
<td>Input clock.</td>
</tr>
<tr>
<td>nSR</td>
<td>Input</td>
<td>1</td>
<td>Active-low set/reset.</td>
</tr>
<tr>
<td>nQ</td>
<td>Output</td>
<td>1</td>
<td>Output signal.</td>
</tr>
</tbody>
</table>

8.32.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>INIT</td>
<td>Boolean</td>
<td>1</td>
<td>Power-on initialization value of the latch.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The power-up value of nQ is inverted with respect to INIT.</td>
</tr>
<tr>
<td>SRMODE</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 for nSR to act as a set, or 0 for reset.</td>
</tr>
</tbody>
</table>

8.32.4 Verilog Usage Example

The example shown in figure 51 shows a latch initialized to zero at power-up, and set to one when nset goes low.

```verilog
1 wire clk;
2 wire din;
3 wire dout;
4 wire nset;
5 GP_DLATCHSRI #(  
6   .INIT(1'b0),  
7   .SRMODE(1'b1)  
8 ) lat (  
9   .CLK(clk),  
10   .D(din),  
11   .nQ(dout),  
12   .nSR(nset)  
13 );
```

Figure 51: Example usage of GP_DLATCHSRI
8.33 GP_EDGEDET: Edge detector

8.33.1 Introduction

This primitive is a monostable delay line with four taps. It can be configured to detect rising edges, falling, or both. An additional delay can be added for glitch filtering.

For the SLG46620V each tap is nominally 150 ns at 3.3V. The exact range of tap delay values is PTV dependent; see device datasheet for values.

8.33.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input data.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Edge detector output.</td>
</tr>
</tbody>
</table>

8.33.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DELAY_STEPS</td>
<td>Integer</td>
<td>3</td>
<td>Number of delay taps (1-4)</td>
</tr>
<tr>
<td>EDGE_DIRECTION</td>
<td>String</td>
<td></td>
<td>One of &quot;RISING&quot;, &quot;FALLING&quot;, &quot;BOTH&quot;</td>
</tr>
<tr>
<td>GLITCH_FILTER</td>
<td>Boolean</td>
<td>1</td>
<td>True to enable the glitch filter (approximately 200 ns delay)</td>
</tr>
</tbody>
</table>

8.33.4 Verilog Usage Example

The example shown in figure 52 drives clk_edge high for approximately 150 ns each time clk goes high.

```verilog
1 GP_EDGEDET #( 2 .DELAY_STEPS(1), 3 .EDGE_DIRECTION("RISING"), 4 .GLITCH_FILTER(0) 5 ) edgedet( 6 .IN(clk), 7 .OUT(clk_edge) 8 );
```

Figure 52: Example usage of GP_EDGEDET
8.34  **GP_IBUF: Input Buffer**

8.34.1  **Introduction**

This primitive corresponds to a top-level input buffer (IOB).

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

Note that in the current gp4par version, constraints must be attached to the pad wire (signal attached to IN), not to the IOB itself. Constraints on the IOB (if manually instantiated) are ignored.

8.34.2  **Port Descriptions**

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input signal from top-level module port.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Output signal to fabric routing.</td>
</tr>
</tbody>
</table>

8.34.3  **Parameter Descriptions**

No parameters.

8.34.4  **Verilog Usage Example**

The example shown in figure 53 shows explicit instantiation of a GP_IBUF on a top-level port.

```verilog
module foo(a, b);
  input wire a;
  output wire b;
  wire a_ibuf;
  GP_IBUF ibuf(.IN(a), .OUT(a_ibuf));
  //logic using a_ibuf
  ...
endmodule
```

Figure 53: Example usage of GP_IBUF
8.35  **GP_INV: Inverter**

8.35.1  **Introduction**

This primitive corresponds to a single NOT gate.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

8.35.2  **Port Descriptions**

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input bit.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Inverted signal.</td>
</tr>
</tbody>
</table>

8.35.3  **Parameter Descriptions**

No parameters.

8.35.4  **Verilog Usage Example**

The example shown in figure 54 sets o to the complement of a.

```verilog
1  wire a;
2  wire o;
3  GP_INV inv(
4      .IN(a),
5      .OUT(o)
6  );
```

Figure 54: Example usage of GP_INV
8.36  GP_IOBUF: Input/Output Buffer

8.36.1  Introduction

This primitive corresponds to a top-level input/output buffer (IOB).

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

Note that in the current gp4par version, constraints must be attached to the pad wire (signal attached to IO), not to the IOB itself. Constraints on the IOB (if manually instantiated) are ignored.

8.36.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IO</td>
<td>Bidirectional</td>
<td>1</td>
<td>I/O signal to top-level module port.</td>
</tr>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input signal from fabric routing.</td>
</tr>
<tr>
<td>OE</td>
<td>Input</td>
<td>1</td>
<td>Tri-state output enable. When low, the output driver is disabled.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Output signal to fabric routing.</td>
</tr>
</tbody>
</table>

8.36.3  Parameter Descriptions

No parameters.

8.36.4  Verilog Usage Example

The example shown in figure 55 shows explicit instantiation of a GP_IOBUF on a top-level port.

```verilog
module foo(a, b, c);  
  input wire a;    
  input wire b;    
  inout wire c;    
  wire c_ibuf;     
  wire c_obuf;     
  wire oe;        
  GP_IOBUF iobuf(  
    .IN(c_obuf),   
    .OUT(c_ibuf),  
    .OE(oe),      
    .IO(c)        
  );              
  //logic driving oe/c_obuf and using c_ibuf
  ...             
endmodule
```

Figure 55: Example usage of GP_IOBUF
GP_LF0SC: Low Frequency Oscillator

Introduction

This primitive represents the low-frequency oscillator block. It has a nominal frequency of 1730 Hz on the SLG46620V and SLG46621V, and 1900 Hz on the SLG46140V.

Note that all of the oscillator blocks in GreenPAK4 internally share the PWRDN input. As a result, all oscillator blocks in the design that have PWRDN_EN set to 1 must have PWRDN connected to the same net. Failure to follow this rule will result in a physical DRC failure.

Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWRDN</td>
<td>Input</td>
<td>1</td>
<td>When PWRDN_EN is 1: Set high to power down the oscillator. When PWRDN_EN is 0: Ignored, tie to 1' b0.</td>
</tr>
<tr>
<td>CLKOUT</td>
<td>Output</td>
<td>1</td>
<td>Clock signal.</td>
</tr>
</tbody>
</table>

Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AUTO_PWRDN</td>
<td>Boolean</td>
<td>1</td>
<td>When 1: Automatically power down the oscillator when all loads are powered down. When 0: Automatic power-down is disabled. The PWRDN_EN and PWRDN inputs are unaffected.</td>
</tr>
<tr>
<td>OUT_DIV</td>
<td>Integer</td>
<td>8</td>
<td>Output divider. Legal values: 1, 2, 4, 16</td>
</tr>
<tr>
<td>PWRDN_EN</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 to enable the PWRDN pin, or 0 to disable.</td>
</tr>
</tbody>
</table>

Verilog Usage Example

The example shown in figure 56 drives a 108 Hz clock onto clk_108hz. All power management features are disabled.

```verilog
define wire clk_108hz;
  GP_LF0SC #(
    .PWRDN_EN(0),
    .AUTO_PWRDN(0),
    .OUT_DIV(16)
  ) lfosc (
    .PWRDN(1'b0),
    .CLKOUT(clk_108hz)
  );
```

Figure 56: Example usage of GP_LF0SC
8.38 GP_OBUF: Output Buffer

8.38.1 Introduction

This primitive corresponds to a top-level output buffer (IOB).

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

Note that in the current gp4par version, constraints must be attached to the pad wire (signal attached to OUT), not to the IOB itself. Constraints on the IOB (if manually instantiated) are ignored.

8.38.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input signal from fabric routing.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Output signal to top-level module port.</td>
</tr>
</tbody>
</table>

8.38.3 Parameter Descriptions

No parameters.

8.38.4 Verilog Usage Example

The example shown in figure 57 shows explicit instantiation of a GP_OBUF on a top-level port.

```
module foo(a, b);
  output wire a;
  input wire b;

  wire a_obuf;
  GP_OBUF obuf(.IN(a_obuf), .OUT(a));

  //logic driving a_obuf

  ...
endmodule
```

Figure 57: Example usage of GP_OBUF
8.39 GP_OBUFT: Output Buffer with Tri-State

8.39.1 Introduction

This primitive corresponds to a top-level output buffer (IOB) with tri-state control. It is logically equivalent to a GP_IOBUF with the OUT port left unconnected.

This primitive may be manually instantiated if exact control over packing is required, but for most applications we recommend inferring logic.

Note that in the current gp4par version, constraints must be attached to the pad wire (signal attached to OUT), not to the IOB itself. Constraints on the IOB (if manually instantiated) are ignored.

8.39.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input signal from fabric routing.</td>
</tr>
<tr>
<td>OE</td>
<td>Input</td>
<td>1</td>
<td>Output enable. When low, the output floats.</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Output signal to top-level module port.</td>
</tr>
</tbody>
</table>

8.39.3 Parameter Descriptions

No parameters.

8.39.4 Verilog Usage Example

The example shown in figure 58 shows explicit instantiation of a GP_OBUFT on a top-level port.

```
module foo(a, b);
  output wire a;
  input wire b;
  wire a_obuf;
  wire oe;
  GP_OBUFT obuf(.IN(a_obuf), .OUT(a), .OE(oe));
  // logic driving a_obuf and oe
  ...
endmodule
```

Figure 58: Example usage of GP_OBUFT
8.40 GP_PGA: Programmable-Gain Amplifier

8.40.1 Introduction

This primitive represents a programmable-gain analog amplifier.

If the PGA is only used to drive the ADC, it will automatically power on when the ADC is running and otherwise sleep. If the PGA’s output is used by other logic, it will remain on regardless of ADC power state. There is no way to control the PGA’s power domain from fabric logic.

Note that VIN_SEL uses dedicated routing to an IOB (see device datasheet for pin numbering) and cannot be driven by fabric logic or a constant zero.

8.40.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN_P</td>
<td>Input</td>
<td>1</td>
<td>Positive differential input, or single-ended input A. Tie to 1'b0 if unused.</td>
</tr>
<tr>
<td>VIN_N</td>
<td>Input</td>
<td>1</td>
<td>Negative differential input, or single-ended input B. Tie to 1'b0 if unused.</td>
</tr>
<tr>
<td>VIN_SEL</td>
<td>Input</td>
<td>1</td>
<td>Input mux selector. 1 = VIN_P, 0 = VIN_N.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Differential or pseudo-differential modes: Ignored, tie to 1'b1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Single-ended mode: Tie to 1'b1 or input signal from IOB.</td>
</tr>
<tr>
<td>VOUT</td>
<td>Output</td>
<td>1</td>
<td>Analog output.</td>
</tr>
</tbody>
</table>

8.40.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>GAIN</td>
<td>Real</td>
<td>N/A</td>
<td>Gain of the PGA. Legal values:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Differential or pseudo-differential modes: 1, 2, 4, 8, or 16</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Single-ended mode: 0.25, 0.5, 1, 2, 4, or 8</td>
</tr>
<tr>
<td>INPUT_MODE</td>
<td>String</td>
<td>N/A</td>
<td>Input buffer configuration.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot;SINGLE&quot;: single-ended input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot;DIFF&quot;: true differential input</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot;PDIFF&quot;: pseudo-differential input</td>
</tr>
</tbody>
</table>

8.40.4 Verilog Usage Example

The example shown in figure 59 shows a single analog input being amplified 2x and fed to the signal pgaout.

```verilog
1 wire ain1;
2 wire pgaout;
3 GP_PGA #(
4   .GAIN(2),
5   .INPUT_MODE("SINGLE")
6 ) pga (  
7   .VIN_P(ain1),
8   .VIN_N(),
9   .VIN_SEL(1'b1),
10  .VOUT(pgaout)  
11 );
```

Figure 59: Example usage of GP_PGA
8.4.1 GP_PGEN: Pattern Generator

8.4.1.1 Introduction

This primitive represents a digital sequence generator. It outputs a repeating sequence of 2...16 user-selected bits on successive clock edges.

8.4.1.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>nRST</td>
<td>Input</td>
<td>1</td>
<td>Active-low reset. OUT is set to PATTERN_DATA[0] during reset.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Pattern clock</td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Generated pattern data.</td>
</tr>
</tbody>
</table>

8.4.1.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PATTERN_DATA</td>
<td>Integer</td>
<td>16</td>
<td>The pattern to be generated (LSB sent first).</td>
</tr>
<tr>
<td>PATTERN_LEN</td>
<td>Integer</td>
<td>5</td>
<td>Length of the pattern to send.</td>
</tr>
</tbody>
</table>

8.4.1.4 Verilog Usage Example

The example shown in figure 60 outputs an alternating sequence of 1s and 0s on the signal data, shifting phase after 8 bits have been sent.

```verilog
wire por_done;
GP_PGEN #(     
    .PATTERN_DATA(16'h55AA),  
    .PATTERN_LEN(5'd16)  
  ) pgen (     
    .nRST(nrst),  
    .CLK(clk),  
    .OUT(data)  
);  
```

Figure 60: Example usage of GP_PGEN
8.42 GP_POR: Power-On Reset

8.42.1 Introduction

This primitive represents the power-on reset. It may be used in user logic to gate signals that can toggle early in the startup process, in order to avoid glitches.

8.42.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RST_DONE</td>
<td>Output</td>
<td>1</td>
<td>Reset-done output. Goes high when the device has finished initializing.</td>
</tr>
</tbody>
</table>

8.42.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>POR_TIME</td>
<td>Integer</td>
<td>16</td>
<td>Delay, in $\mu$s, from power-good to release of RST_DONE. Legal values are 4, 500.</td>
</tr>
</tbody>
</table>

8.42.4 Verilog Usage Example

The example shown in figure 61 sets por_done high 500$\mu$s after initialization is complete.

```verilog
wire por_done;
GP_POR #(.
  .POR_TIME(500)
) por (.
  .RST_DONE(por_done)
);
```

Figure 61: Example usage of GP_POR
8.43 GP_PWRDET: Power Detector

8.43.1 Introduction

This primitive represents the power detector for the charge pump driving the analog circuitry.
(FIXME: check this) This block is only active when –disable-charge-pump is not specified.

8.43.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD_LOW</td>
<td>Output</td>
<td>1</td>
<td>Power-detect output. High when Vdd is less than 2.7V.</td>
</tr>
</tbody>
</table>

8.43.3 Parameter Descriptions

No parameters.

8.43.4 Verilog Usage Example

The example shown in figure 62 drives analog_brownout high when VDD drops below 2.7V.

```
1 wire analog_brownout;
2 GP_PWRDET det(
3     .VDD_LOW(analog_brownout)
4     );
```

Figure 62: Example usage of GP_PWRDET
8.44 GP_RCOSC: RC Oscillator

8.44.1 Introduction

This primitive represents the RC oscillator block. This block can be configured to oscillate at either 2 MHz or 25 kHz by setting the OSC_FREQ parameter.

The oscillator has two cascaded dividers on its output: a pre-divider and post-divider. The pre-divider output drives some hard IP blocks (counters and PWM) via dedicated routing, as well as the input of the post-divider. The post-divider output drives general fabric routing.

Note that all of the oscillator blocks in GreenPak4 internally share the PWDRN input. As a result, all oscillator blocks in the design that have PWDRN_EN set to 1 must have PWDRN connected to the same net. Failure to follow this rule will result in a physical DRC failure.

8.44.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWDRN</td>
<td>Input</td>
<td>1</td>
<td>When PWDRN_EN is 1: Set high to power down the oscillator.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When PWDRN_EN is 0: Ignored, tie to '0'.</td>
</tr>
<tr>
<td>CLKOUT_HARDIP</td>
<td>Output</td>
<td>1</td>
<td>Pre-divided clock output to hard IP.</td>
</tr>
<tr>
<td>CLKOUT_FABRIC</td>
<td>Output</td>
<td>1</td>
<td>Final clock signal to general fabric routing.</td>
</tr>
</tbody>
</table>

8.44.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AUTO_PWDRN</td>
<td>Boolean</td>
<td>1</td>
<td>When 1: Automatically power down the oscillator when all loads are powered down.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: Automatic power-down is disabled. The PWDRN_EN and PWDRN inputs are unaffected.</td>
</tr>
<tr>
<td>OSC_FREQ</td>
<td>String</td>
<td>N/A</td>
<td>Oscillator frequency select. Must be one of &quot;2M&quot; or &quot;25k&quot;.</td>
</tr>
<tr>
<td>HARDIP_DIV</td>
<td>Integer</td>
<td>8</td>
<td>Output pre-divider for CLKOUT_HARDIP. Legal values are 1, 2, 4, 8.</td>
</tr>
<tr>
<td>FABRIC_DIV</td>
<td>Integer</td>
<td>8</td>
<td>Output post-divider for CLKOUT_FABRIC. Legal values are 1, 2, 3, 4, 8, 12, 24, 64.</td>
</tr>
<tr>
<td>PWDRN_EN</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 to enable the PWDRN pin, or 0 to disable.</td>
</tr>
</tbody>
</table>
8.44.4 Verilog Usage Example

The example shown in figure 63 drives a 6.25 kHz clock to clk_fast and a 521 Hz clock to clk_slow. All power management features are disabled.

```verilog
wire clk_fast;
wire clk_slow;
GP_RCOSC #( .PWRDN_EN(0),
            .AUTO_PWRDN(0),
            .OSC_FREQ("25k"),
            .HARDIP_DIV(4),
            .FABRIC_DIV(12)
        ) rcosc ( .PWRDN(1'b0),
                  .CLKOUT_HARDIP(clk_fast),
                  .CLKOUT_FABRIC(clk_slow)
                );
```

Figure 63: Example usage of GP_RCOSC
8.45  GP_RINGOSC: Ring Oscillator

8.45.1  Introduction

This primitive represents the ring oscillator block. The output frequency is highly PTV dependent but is nominally 25 MHz for the SLG46140V and 27 MHz for the SLG46620V.

The oscillator has two cascaded dividers on its output: a pre-divider and post-divider. The pre-divider output drives some hard IP blocks (counters and PWM) via dedicated routing, as well as the input of the post-divider. The post-divider output drives general fabric routing.

Note that all of the oscillator blocks in GreenPak4 internally share the PWREN input. As a result, all oscillator blocks in the design that have PWREN.EN set to 1 must have PWREN connected to the same net. Failure to follow this rule will result in a physical DRC failure.

8.45.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>PWREN</td>
<td>Input</td>
<td>1</td>
<td>When PWREN.EN is 1: Set high to power down the oscillator.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When PWREN.EN is 0: Ignored, tie to 1'b0.</td>
</tr>
<tr>
<td>CLKOUT_HARDIP</td>
<td>Output</td>
<td>1</td>
<td>Pre-divided clock output to hard IP.</td>
</tr>
<tr>
<td>CLKOUT_FABRIC</td>
<td>Output</td>
<td>1</td>
<td>Final clock signal to general fabric routing.</td>
</tr>
</tbody>
</table>

8.45.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>AUTO_PWREN</td>
<td>Boolean</td>
<td>1</td>
<td>When 1: Automatically power down the oscillator when all loads are powered down.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: Automatic power-down is disabled. The PWREN.EN and PWREN inputs are unaffected.</td>
</tr>
<tr>
<td>HARDIP_DIV</td>
<td>Integer</td>
<td>8</td>
<td>Output pre-divider for CLKOUT_HARDIP. Legal values are 1, 4, 8, 16.</td>
</tr>
<tr>
<td>FABRIC_DIV</td>
<td>Integer</td>
<td>8</td>
<td>Output post-divider for CLKOUT_FABRIC. Legal values are 1, 2, 3, 4, 8, 12, 24, 64.</td>
</tr>
<tr>
<td>PWREN_EN</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 to enable the PWREN pin, or 0 to disable.</td>
</tr>
</tbody>
</table>
8.45.4  Verilog Usage Example

The example shown in figure 64 drives a 6.75 MHz clock onto clk_fast and a 562.5 kHz clock onto clk_slow. All power management features are disabled.

```
1 wire clk_fast;
2 wire clk_slow;
3 GP_RINGOSC #( 
4   .PWRDN_EN(0),
5   .AUTO_PWRDN(0),
6   .HARDIP_DIV(4),
7   .FABRIC_DIV(12)
8 ) ringosc ( 
9   .PWRDN(1'b0),
10  .CLKOUT_HARDIP(clk_fast),
11  .CLKOUT_FABRIC(clk_slow)
12 );
```

Figure 64: Example usage of GP_RINGOSC
8.46  GP_SHREG: Shift Register

8.46.1  Introduction

This primitive represents the “pipe delay” block, a 16-bit shift register with programmable tap position. It has two major differences from most FPGA shift register blocks: there are two independent taps instead of one, and the tap positions are fixed at synthesis time rather than being runtime programmable.

8.46.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>nRST</td>
<td>Input</td>
<td>1</td>
<td>Active-low reset input. Clears the shift register to zero when asserted. Tie high if not used.</td>
</tr>
<tr>
<td>CLK</td>
<td>Input</td>
<td>1</td>
<td>Clock for the shift register.</td>
</tr>
<tr>
<td>IN</td>
<td>Input</td>
<td>1</td>
<td>Input data for the shift register.</td>
</tr>
<tr>
<td>OUTA</td>
<td>Output</td>
<td>1</td>
<td>Tap A for the shift register.</td>
</tr>
<tr>
<td>OUTB</td>
<td>Output</td>
<td>1</td>
<td>Tap B for the shift register.</td>
</tr>
</tbody>
</table>

8.46.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUTA_TAP</td>
<td>Integer</td>
<td>5</td>
<td>Number of register stages for output A. Legal range is 1 to 16 inclusive.</td>
</tr>
<tr>
<td>OUTA_INVERT</td>
<td>Boolean</td>
<td>1</td>
<td>Set to 1 to invert tap A’s output.</td>
</tr>
<tr>
<td>OUTB_TAP</td>
<td>Integer</td>
<td>5</td>
<td>Number of register stages for output B. Legal range is 1 to 16 inclusive.</td>
</tr>
</tbody>
</table>

8.46.4  Verilog Usage Example

The example shown in figure 65 uses both outputs of a GP_SHREG in non-inverting mode. bar_delay1 is delayed by 8 cycles and bar_delay2 is delayed by 16 cycles. The output inverter is off.

```
1   wire bar_delay1;
2   wire bar_delay2;
3   GP_SHREG #(
4       .OUTA_TAP(8),
5       .OUTA_INVERT(0),
6       .OUTB_TAP(16)
7   ) shreg (
8       .nRST(1'b1),
9       .CLK(clk_108hz),
10      .IN(foo),
11      .OUTA(bar_delay1),
12      .OUTB(bar_delay2)
13   );
```

Figure 65: Example usage of GP_SHREG
8.47  GP_SPI: SPI Slave

8.47.1  Introduction

This primitive is a unidirectional SPI slave.

It can receive or transmit up to two bytes of data at a time to the bus master. The direction of data transfer is set statically at compile time and cannot be changed, since the input or output serial data both use the same pin on the device. Chip select and clock inputs are routed through the switch matrix and can connect to arbitrary external pins or even fabric logic.

8.47.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>SCK</td>
<td>Input</td>
<td>1</td>
<td>SPI clock signal (must be buffered by GP_CLKBUF).</td>
</tr>
<tr>
<td>SDAT</td>
<td>Inout</td>
<td>1</td>
<td>SPI input or output. Must be connected to pin 10 (SLG4662x) or 12 (SLG46140)</td>
</tr>
<tr>
<td>CSN</td>
<td>Input</td>
<td>1</td>
<td>Chip select input from IOB</td>
</tr>
<tr>
<td>INT</td>
<td>Output</td>
<td>1</td>
<td>Transaction-complete status flag. Goes high for one SCK cycle when transaction completes.</td>
</tr>
<tr>
<td>TXD_HIGH</td>
<td>Input</td>
<td>8</td>
<td>High word of data to send to master. Must connect to parallel output of a GP_COUNTx block. Only valid if DATA_WIDTH is 16 and DIRECTION is &quot;OUTPUT&quot;, connect to 8’h00 otherwise.</td>
</tr>
<tr>
<td>TXD_LOW</td>
<td>Input</td>
<td>8</td>
<td>Low word of data to send. Must connect to parallel output of a GP_COUNTx or GP_ADC block. Only valid if DIRECTION is &quot;OUTPUT&quot;, connect to 8’h00 otherwise.</td>
</tr>
<tr>
<td>RXD_HIGH</td>
<td>Output</td>
<td>8</td>
<td>8-bit high word of data from master. Must connect to parallel input of a GP_COUNTx or GP_DCM block. Only valid if DATA_WIDTH is 16 and DIRECTION is &quot;INPUT&quot;, leave unconnected otherwise.</td>
</tr>
<tr>
<td>RXD_LOW</td>
<td>Output</td>
<td>8</td>
<td>8-bit high word of data from master. Must connect to parallel input of a GP_COUNTx or GP_DCM block. (The hardware supports parallel output to general fabric routing however this is not currently implemented in gp4par.) Only valid if DIRECTION is &quot;INPUT&quot;, leave unconnected otherwise.</td>
</tr>
</tbody>
</table>

8.47.3  Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA_WIDTH</td>
<td>Integer</td>
<td>5</td>
<td>Width of the SPI data buffer, in bits. Must be 8 or 16.</td>
</tr>
<tr>
<td>SPI_CPHA</td>
<td>Boolean</td>
<td>1</td>
<td>SPI clock phasing</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: data eye is centered around active clock edge</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 1: data eye is centered around inactive clock edge</td>
</tr>
<tr>
<td>SPI_CPOL</td>
<td>Boolean</td>
<td>1</td>
<td>SPI clock polarity</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 0: active clock edge is rising</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>When 1: active clock edge is falling</td>
</tr>
<tr>
<td>DIRECTION</td>
<td>String</td>
<td>N/A</td>
<td>&quot;INPUT&quot;: Receive data from master; RXD_ * ports are valid</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>&quot;OUTPUT&quot;: Send data to master; TXD_ * ports are valid</td>
</tr>
</tbody>
</table>

8.47.4  Verilog Usage Example

The example shown in figure 66 needs to be written.
```c
1  GP_SPI (  
2       .FIXME(4)  
3    ) spi (  
4       .FIXME(garbage)  
5  );
```

Figure 66: Example usage of GP_SPI
8.48 GP_SYSRESET: System Reset

8.48.1 Introduction

This primitive represents the system reset block. This is an asynchronous global reset of most on-chip logic (see the device datasheet for exact functionality) and is independent of the power-on reset, which cannot be configured.

Note that this block has slightly different timing than the power-on reset, which may cause glitches in some designs. To ensure consistent behavior between the runtime reset and boot, it may be necessary to instantiate the GP_POR block and gate glitching signals with RSTDONE.

8.48.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RST</td>
<td>Input</td>
<td>1</td>
<td>System reset input. Must connect directly to to pin 2 of the device.</td>
</tr>
</tbody>
</table>

8.48.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET_MODE</td>
<td>String</td>
<td>1</td>
<td>&quot;EDGE&quot;: One-shot reset on rising edge of RST. &quot;LEVEL&quot;: System is held in reset while RST is high.</td>
</tr>
<tr>
<td>EDGE_SPEED</td>
<td>Integer</td>
<td>9</td>
<td>Delay speed for the edge detector, in $\mu$s. Must be 4 or 500. Ignored if RESET_MODE is LEVEL.</td>
</tr>
</tbody>
</table>

8.48.4 Verilog Usage Example

The example shown in figure 67 resets the device when rst is high.

```
1  GP_SYSRESET (#(
2      .RESET_MODE("LEVEL"),
3      .EDGE_SPEED(4)
4  ) reset_ctrl (  
5      .RST(rst)
6  ));
```

Figure 67: Example usage of GP_SYSRESET
8.49  GP_VDD: Power Connection

8.49.1  Introduction

This design element is internally used by *gp4par* as the source for all nets tied to a constant “1” value. It
does not correspond to a hard IP block in the device.

It is documented here for completeness but should never be instantiated. If a constant “1” value is
needed in a design, simply use the value *1’b1*.

8.49.2  Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Constant value “1”.</td>
</tr>
</tbody>
</table>

8.49.3  Parameter Descriptions

None.

8.49.4  Verilog Usage Example

The example shown in figure 68 ties the signal *foo* high.

```
1    wire    foo;
2    GP_VDD  vdd(
3        .OUT(foo)
4    );
```

Figure 68: Example usage of GP_VDD
8.50 GP_VREF: Voltage Reference

8.50.1 Introduction

This primitive represents an *abstracted view* of a reference voltage source. It buffers and optionally divides the incoming voltage, or a constant voltage from the on-chip bandgap reference, to drive the reference input to GP_ACMP cells, GP_DAC cells, and external reference output pins.

One GP_VREF block may drive any number of loads which use the same voltage, however internal device connectivity restrictions must be observed (for example, off-die reference inputs cannot be used for GreenPAK4 DACs). See the device datasheet for full details on which reference configurations are legal for which analog IP blocks.

Note that this block does *not* directly correspond to a physical GreenPAK device primitive (one GP_VREF may configure multiple reference generators attached to different hard IP) and thus the LOC constraint cannot be used with it.

8.50.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN</td>
<td>Input</td>
<td>1</td>
<td>Input voltage, if required. Connect depending on the source of the reference:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- Constant voltage: 1'b0</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- Vdd: 1'b1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- DAC: Analog output from DAC</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- Off die: Analog input from IOB</td>
</tr>
<tr>
<td>VOUT</td>
<td>Output</td>
<td>1</td>
<td>The generated reference voltage.</td>
</tr>
</tbody>
</table>

8.50.3 Parameter Descriptions

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIN_DIV</td>
<td>Integer</td>
<td>4</td>
<td>Divider for input voltage. Legal values depend on the source of the reference:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- Constant voltage: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- Vdd: 3 or 4</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- DAC: 1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>- Off die: 1 or 2</td>
</tr>
<tr>
<td>VREF</td>
<td>Integer</td>
<td>16</td>
<td>Constant output voltage, in mV. Legal values range from 50 to 1200 in 50 mV increments. If output voltage is not constant, do not specify this parameter.</td>
</tr>
</tbody>
</table>

8.50.4 Verilog Usage Example

The example shown in figure 69 drives a 750 mV reference voltage onto vref_750.

```verilog
1 wire vref_750;
2 GP_VREF #(  
3   .VIN_DIV(4'd1),  
4   .VREF(16'd750)  
5   ) vref750 (  
6   .VIN(1'b0),  
7   .VOUT(vref_750)  
8 );
```

Figure 69: Example usage of GP_VREF
8.51 GP_VSS: Ground Connection

8.51.1 Introduction

This design element is internally used by *gp4par* as the source for all nets tied to a constant "0" value. It does not correspond to a hard IP block in the device.

It is documented here for completeness but should never be instantiated. If a constant "0" value is needed in a design, simply use the value 1'b0.

8.51.2 Port Descriptions

<table>
<thead>
<tr>
<th>Port</th>
<th>Type</th>
<th>Width</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1</td>
<td>Constant value &quot;0&quot;.</td>
</tr>
</tbody>
</table>

8.51.3 Parameter Descriptions

None.

8.51.4 Verilog Usage Example

The example shown in figure 70 ties the signal foo low.

```verilog
1  wire foo;
2  GP_VSS.vss(
3       .OUT(foo)
4  );
```

Figure 70: Example usage of GP_VSS
9 gp4par Command Line Usage

9.1 Introduction

All argument and value names are case sensitive.

The example shown in Figure 71 runs place-and-route on the netlist Analog.json, targeting the SLG46620V, with top-level module Analog, and saves the generated bitstream to Analog-hdl.txt. Unused pins are pulled down with 10kΩ resistors.

```
1 gp4par -p SLG46620V Analog.json -o Analog-hdl.txt --unused-pull down --unused-drive 10k
```

Figure 71: Example usage of gp4par

9.2 [file name]

The netlist filename must be supplied for all place-and-route operations. It may be included anywhere in the argument list, although we recommend it be the first argument for better readability of the command.

9.3 --boot-retry

The --boot-retry argument is optional. It must be followed by an integer from 1 to 4, specifying the number of times to re-try the boot process in case of a NVM read failure. If not specified, the retry count defaults to 1. This option is only supported for the SLG46140V.

9.4 --constraints, -c

The --constraints argument, which is also accepted as -c, is optional. If used, it must be immediately followed by the name of a Physical Constraints File (PCF).

9.5 --debug

The --debug argument is optional. When it is specified once, it causes gp4par to print many debugging messages, normally useful only for development of gp4par.

9.6 --disable-charge-pump

The --disable-charge-pump argument is optional. If set, the on-die charge pump is disabled, rather than automatically turning on when the supply voltage drops below 2.7V. This may cause analog components to malfunction if the supply voltage drops below 2.7V. It’s unclear from Silego’s documentation why this would ever be desirable, but the option is provided for completeness.

9.7 --help

The --help argument must be used alone, with no other arguments. It causes gp4par to print a usage example to the console and then quit.

9.8 --io-precharge

The --io-precharge argument is optional. If set, a nominal 2kΩ resistor is connected in parallel with any pull-up/down resistors during boot, so that external signals will reach stable values sooner.
9.9 --ldo-bypass
The --ldo-bypass argument is optional. If set, the internal LDO is disabled and the Vdd pin drives the on-chip core voltage directly. This may result in lower power consumption, but requires the external supply to be a regulated 1.8V source.

9.10 --logfile, -l
The --logfile argument, which is also accepted as -l, is optional. If used, it must be immediately followed by a file name, where gp4par will write all diagnostic messages, even those suppressed by --quiet.

9.11 --logfile-lines, -L
The --logfile-lines argument, which is also accepted as -L, is optional. It is identical to --logfile, except that the file is line-buffered, that is every message is written to the file as soon as it is completely emitted by gp4par.

9.12 --nocolors
The --nocolors argument is optional. If set, do not use ANSI color escape sequences in stdout (logfiles never use colors). This is primarily intended for automated batch flows which do filtering of messages.

9.13 --output, -o
The --output argument is required for all place-and-route operations. It must be immediately followed by the filename to which the generated bitstream will be written.

9.14 --part, -p
The --part argument is required for all place-and-route operations. It must be immediately followed by the part number (ex: SLG46620V, SLG46140V).

9.15 --quiet, -q
The --quiet argument, which is also accepted as -q, is optional. When it is specified once, it causes gp4par to only print error and warning messages to the console; when it is specified twice, only error messages will be printed.

9.16 --read-protect
The --read-protect argument is optional. If set, prevent the bitstream from being read off the programmed device.

9.17 --stdout-only
The --stdout-only argument is optional. When specified, gp4par will print all messages to stdout regardless of severity. By default, messages of fatal, error, and warning severity are printed to stderr and all lower severity messages are printed to stdout.

This argument was implemented for easier integration with unit testing systems such as CTest and is unlikely to be useful in general usage.
9.18 --usercode

The --usercode argument is optional. If used, it must be immediately followed by a hexadecimal integer. This ID code is written to SRAM and/or NVM on the device during programming and can be used for distinguishing firmware revisions, board ID, or similar applications.

The length of the ID code varies by device family. For the SLG46620V it is one byte (two hex digits).

9.19 --unused-drive

The --unused-drive argument is optional. If used, it must be immediately followed by “10k”, “100k”, or “1M”, to specify the nominal value in ohms of the pull-up/down resistor on unused I/O pins. The default behavior if not specified is “1M”.

9.20 --unused-pull

The --unused-pull argument is optional. If used, it must be immediately followed by “down”, “up”, “none”, or “float”, to specify which direction to pull unused I/O pins. The default behavior if not specified is “float”.

The behavior of “none” and “float” is identical; both names are accepted for convenience.

9.21 --verbose

The --verbose argument is optional. When it is specified once, it causes gp4par to print messages, useful in rare cases.

9.22 --version

The --version argument must be used alone, with no other arguments. It causes gp4par to print the version number (currently always 0.1) to the console and then quit.